Follow
Narendra Singh Dhakad
Title
Cited by
Cited by
Year
Data multiplexed and hardware reused architecture for deep neural network accelerator
G Raut, A Biasizzo, N Dhakad, N Gupta, G Papa, SK Vishvakarma
Neurocomputing 486, 147-159, 2022
142022
Soft error hardened voltage bootstrapped Schmitt trigger design for reliable circuits
N Gupta, AP Shah, RS Kumar, G Raut, NS Dhakad, SK Vishvakarma
Microelectronics Reliability 117, 114013, 2021
62021
Bitmac: Bit-serial computation-based efficient multiply-accumulate unit for dnn accelerator
H Chhajed, G Raut, N Dhakad, S Vishwakarma, SK Vishvakarma
Circuits, Systems, and Signal Processing, 1-16, 2022
52022
Memristor-inspired digital logic circuits and comparison with 90-/180-nm CMOS technologies
M Nawaria, S Kumar, MK Gautam, NS Dhakad, R Singh, S Singhal, ...
IEEE Transactions on Electron Devices, 2023
42023
In-Memory Computing with 6T SRAM for Multi-operator Logic Design
NS Dhakad, E Chittora, G Raut, V Sharma, SK Vishvakarma
Circuits, Systems, and Signal Processing 43 (1), 646-660, 2024
12024
A Configurable Activation Function for Variable Bit-Precision DNN Hardware Accelerators
S Vishwakarma, G Raut, NS Dhakad, SK Vishvakarma, D Ghai
IFIP International Internet of Things Conference, 433-441, 2023
12023
R-inmac: 10T SRAM based reconfigurable and efficient in-memory advance computation for edge devices
NS Dhakad, E Chittora, V Sharma, SK Vishvakarma
Analog Integrated Circuits and Signal Processing 116 (3), 161-184, 2023
12023
A wide tuning range voltage controlled ring oscillator using injection locking
NS Dhakad, RC Gurjar
2017 International Conference on Recent Innovations in Signal processing and …, 2017
12017
A low phase noise VCO using injection locking
NS Dhakad, RC Gurjar
2017 International Conference on Information, Communication, Instrumentation …, 2017
12017
ReCAM: Resistive RAM Digital Content Addressable Memory Using Novel 3T1R Bitcell
R Sharma, NS Dhakad, GS Reddy, V Sharma, SK Vishvakarma
IEEE Electron Devices Technology and Manufacturing, 2024
2024
Combinational logic circuits based on a power-and area-efficient memristor with low variability
SS Ghodke, S Kumar, S Yadav, NS Dhakad, S Mukherjee
Journal of Computational Electronics 23 (1), 131-141, 2024
2024
Voltage Bootstrapped Schmitt Trigger based Radiation Hardened Latch Design for Reliable Circuits
N Gupta, N Agrawal, N Singh Dhakad, A Prasad Shah, ...
Proceedings of the 2021 on Great Lakes Symposium on VLSI, 307-312, 2021
2021
The system can't perform the operation now. Try again later.
Articles 1–12